收藏本站
R
Pinout Assignments
Table 2: PC4 Target Interface Connector Signal Assignments
Xilinx Parallel Cable IV
JTAG
Pin Name (1)
Slave
Serial
SPI
Type
Flying
Lead
Wires
Ribbon
Cable
Description
Test Data In . This is the target serial input data stream for JTAG
TDI
–
–
Out
2
10
operations and should be connected to the TDI pin on the first ISP
device in the JTAG chain.
Test Data Out . This is the target serial output data stream for
TDO
–
–
In
3
8
JTAG operations and should be connected to the TDO pin on the
last ISP device in the JTAG chain.
Test Clock . This is the clock signal for JTAG operations and
TCK
–
–
Out
5
6
should be connected to the TCK pin on all target ISP devices that
share the same data stream.
Test Mode Select . This is the JTAG mode signal that establishes
TMS
–
–
Out
1
4
appropriate TAP state transitions for target ISP devices. It should
be connected to the TMS pin on all target ISP devices that share
the same data stream.
Configuration Initialize . This pin indicates that configuration
–
INIT
–
In/Out
4
14
memory is being cleared. It should be connected to the INIT_B pin
of the target FPGA in a single device system or to the INIT_B pin
on all FPGAs in daisy-chained configurations.
Configuration Data Input . This is the serial input data stream for
–
DIN
–
Out
2
10
target FPGA(s). It should be connected to the DIN pin of the target
FPGA in a single device system or to the DIN pin of the first FPGA
in daisy-chained configurations.
Configuration Done . This pin indicates to PC4 that the target
FPGA(s) have received the entire configuration bit stream. It
–
DONE
–
In
3
8
should be connected to the DONE pin on all FPGAs for daisy-
chained configurations. Additional CCLK cycles are issued
following the positive transition of DONE to ensure that the
configuration process is complete.
Configuration Clock . In slave-serial configuration mode, FPGAs
are configured by loading one bit per CCLK cycle. CCLK should be
–
CCLK
–
Out
5
6
connected to the CCLK pin on the target FPGA for a single device
system or to the CCLK pin of all FPGAs in daisy-chained
configurations.
Configuration Reset . This pin is used to force a reconfiguration of
–
PROG
–
Out
1
4
the target FPGA(s). It should be connected to the PROG_B pin of
the target FPGA in a single device system or to the PROG_B pin
of all FPGAs in daisy-chained configurations.
SPI Master-Output Slave-Input. This pin is the target serial input
–
–
MOSI
Out
2
10
data stream for SPI operations and should be connected to the D (2)
pin on the SPI flash PROM.
SPI Master-Input, Slave-Output. This pin is the target serial
–
–
MISO
In
3
8
output data stream for SPI operations and should be connected to
the Q (2) pin on the SPI flash PROM.
–
–
V TST
–
–
V TST
SCK
SS
V TST
Out
Out
Out
5
1
6
4
12
SPI Clock. This pin is the clock signal for SPI operations and
should be connected to the C (2) pin on the SPI flash PROM.
SPI Select. This pin is the active-Low SPI chip select signal. This
should be connected to the S (2) pin on the SPI flash PROM.
Test Driver . This pin is reserved for Xilinx diagnostics and should
not be connected to any target circuitry.
Target Reference Voltage . This pin should be connected to a
voltage bus on the target system that supplies the SPI, JTAG or
V REF
V REF
V REF
In
7
2
slave serial interface. For example, when communicating with
CoolRunner II device using the JTAG interface, V REF should be
connected to the target V AUX bus. V REF must be connected to a
regulated voltage. There must not be any current limiting resistor.
DS097 (v2.5) May 14, 2008
Product Specification
www.xilinx.com
4
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
HW-S3PCIE-DK-PROMO1 KIT STARTER SPARTAN3 PCI EXPRESS
HW-SPAR3-SK-UNI-G KIT STARTER SPARTAN-3
HW-SPAR3E-DISP-DK-UNI-G KIT DEV SPARTAN3E DISPLAY
HW-SPAR3E-SK-UK-G KIT STARTER SPARTAN-3E
HW-USB-II-G PLATFORM CABLE USB II
HW-USBN-2A ACCY USB DOWNLOAD CABLE STD SPD
HW-V4-ML401-USA EVALUATION PLATFORM VIRTEX-4
HW-V4-ML423-UNI-G EVALUATION PLATFORM VIRTEX-4
相关代理商/技术参数
HW-PCIE-SMA-G 功能描述:MODULE CONV PCIE-SMA RoHS:是 类别:编程器，开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 传感器类型:CMOS 成像，彩色（RGB） 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
HWPP16 BLACK 制造商:HellermannTyton 功能描述:SLEEVING SPIRAL 16MM BLACK 25M 制造商:HellermannTyton 功能描述:SLEEVING, SPIRAL, 16MM, BLACK, 25M
HWPP16 GREY 制造商:HellermannTyton 功能描述:SLEEVING SPIRAL 16MM GREY 25M
HWPP16 WHITE 制造商:HellermannTyton 功能描述:SLEEVING SPIRAL 16MM WHITE 25M
HWPP16/2-BK 制造商:HellermannTyton 功能描述:SLEEVING SPIRAL 16MM BLACK 2M 制造商:HellermannTyton 功能描述:SLEEVING, SPIRAL, 16MM, BLACK, 2M 制造商:HELLERMANN TYTON 功能描述:SLEEVING, SPIRAL, 16MM, BLACK, 2M; Sleeving / Tubing Type:Spiral Wrap; Length:2m; Sleeving Material:PP (Polypropylene); Internal Diameter:15mm; Sleeving Colour:Black; SVHC:No SVHC (19-Dec-2012); Accessory Type:Sleeving; Body ;RoHS Compliant: Yes
HWPP16/2-GY 制造商:HellermannTyton 功能描述:SLEEVING SPIRAL 16MM GREY 2M 制造商:HellermannTyton 功能描述:SLEEVING, SPIRAL, 16MM, GREY, 2M
HWPP16-BK 制造商:HellermannTyton 功能描述:SLEEVING SPIRAL BLACK 16MM 25M
HWPP-20MM-PP-GY-Q1 制造商:HellermannTyton 功能描述:16164302